

### **MAX22288**

#### **General Description**

The MAX22288 Home Bus System (HBS) compatible transceiver can be used in the Home Bus System, where data and power are passed on a single pair of wires while minimizing the need for external components.

The MAX22288 provides robust communication by using dynamic cable termination that improves the signal quality with longer cables and higher data rates. The device data outputs AIO/BIO do not load the bus when the MAX22288 is not powered. The MAX22288 supports passing data with speed up to 200kbps.

The MAX22288 features adjustable receiver thresholds and driver slew rates that allow the MAX22288 to be used in a wide variety of systems. Integrated protection ensures robust communication in harsh industrial environments.

The MAX22288 is pin-to-pin compatible with the MAX22088, the Home Bus System (HBS) Compatible Transceiver with Active Inductor. The MAX22288 is recommended for use in an HBS system where an external power supply is typically available.

The MAX22288 is specified for operation over the -40°C to +125°C temperature range and is available in a compact 24-pin 4mm x 4mm TQFN package.


#### **Benefits and Features**

- Robust Communication with Configurability
- Dynamic Cable Termination Improves Signal Quality for High-Speed Applications
- Adjustable Slew Rates for Low EMI
- Maximum Data Rate up to 200kbps over 1000m UTP Cable
- Programmable Receiver Thresholds
- Space Saving
  - 4mm x 4mm TQFN package
  - Pin-to-pin Compatible with the MAX22088
- Integrated Protection
  - IEC 61000-4-2 ±8kV Contact and ±15kV Air-Gap ESD Protection
  - IEC 61000-4-5 ±1kV Transient Surge Protection with Selected External Components
  - -40°C to +125°C Operating Temperature Range

#### **Applications**

- HVAC
- Building Controllers
- Industrial IoT

Ordering Information appears at end of data sheet.



#### **Simplified Home Bus System (HBS)**

19-101199; Rev 1; 09/23

#### **Absolute Maximum Ratings**

V <sub>CC</sub> to GND	-0.3V to +6.0V
AIO, BIO, TERM to GND	-0.3V to +6.0V
SRA to GND	0.3V to (V <sub>CC</sub> + 0.3)V
WDEN, HPEN, TVL, TVT to GND	-0.3V to +6.0V
DIN, DOUT, RST to GND	0.3V to +6.0V
Continuous Current Into Any Pin	
V <sub>CC</sub> , AIO, BIO, TERM	±100mA
All Other Pins	±50mA
Continuous Power Dissipation	

Single-Layer Board (T <sub>A</sub> = +70°C, derate 20.8mW/°C above +70°C)1666.70mW	
Multilayer Board (T <sub>A</sub> = +70°C, derate 27.8mW/°C above +70°C)2222.20mW	
Temperature Ratings	
Operating Temperature Range40°C to +125°C	
Junction Temperature+150°C	
Storage Temperature Range40°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	
Soldering Temperature (reflow)+260°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Package Information**

#### 24-Pin TQFN

Package Code	T2444+4C			
Outline Number	<u>21-0139</u>			
Land Pattern Number	<u>90-0022</u>			
Thermal Resistance, Single-Layer Board:				
Junction-to-Ambient (θ <sub>JA</sub> )	48°C/W			
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	3°C/W			
Thermal Resistance, Four-Layer Board:				
Junction-to-Ambient (θ <sub>JA</sub> )	36°C/W			
Junction-to-Case Thermal Resistance $(\theta_{JC})$	3°C/W			

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

### **Electrical Characteristics**

 $(R_{SRA} = 120k\Omega, V_{CC} = 4.5V \text{ to } 5.5V, V_{TVL} = 1V, V_{TVT} = 0.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C.$  Typical values are at  $V_{CC} = 5V, T_A = +25^{\circ}C,$  unless otherwise noted.) (Note 1))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER						
Supply Voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
Supply Current	ICC	$V_{RST}$ = GND, DIN at 57.6kbps, $R_{LOAD}$ = 200 $\Omega$ between AIO/BIO		14	18	mA
Undervoltage-Lockout Threshold	V <sub>UVLO</sub>	V <sub>CC</sub> rising	3.8		4.3	V
Undervoltage-Lockout Threshold Hysteresis	V <sub>UVHYST</sub>			140		mV
DC CHARACTERISTICS	/ TRANSMITTE	R (AIO, BIO, TERM)				
Output Voltage High	V <sub>TOH</sub>	AIO, BIO to GND, $R_{LOAD} = 200\Omega$ between AIO/BIO	V <sub>CC</sub> - 0.6			V
Output Voltage Low	V <sub>TOL</sub>	AIO, BIO to GND, $R_{LOAD} = 200\Omega$ between AIO/BIO			0.6	V
Termination Switch On Resistance	R <sub>TERM</sub>	TERM to AIO	2.5	5	10	Ω
Bias Voltage Ratio Matching	V <sub>AIO</sub> / V <sub>BIO</sub>	AIO, BIO unconnected	-1		+1	%
AIO, BIO Loading Current	I <sub>IOLD</sub>	V <sub>CC</sub> = 0V, V <sub>AIO</sub> = 5.5V, V <sub>BIO</sub> = 5.5V			250	μA
AIO, BIO Input Resistance	R <sub>IN</sub>	Input resistance of AIO and BIO when they are unconnected, DIN = $V_{CC}$	15			kΩ
DC CHARACTERISTICS	/ RECEIVER (T	VL, TVT)				
Receive Threshold Leading Edge	V <sub>LEAD</sub>	$V_{TVL}$ = 1.0V, $\overline{HPEN}$ = $V_{CC}$	0.85	1	1.15	V
Receive Threshold Trailing Edge	VTRAIL	$V_{TVT} = 0.5V, \overline{HPEN} = V_{CC}$	0.35	0.5	0.65	V
TVL and TVT Input Leakage Current	ITHLEAK	$V_{TVT} = V_{TVL} = 2.5V$	-1		+1	μA
TVL and TVT Input Voltage	V <sub>TH</sub>				V <sub>CC</sub> – 1.5	V
DC CHARACTERISTICS	/ DIGITAL IO (D	DIN, DOUT, WDEN, HPEN)				
Input Logic High	VIH		1.4			V
Input Logic Low	V <sub>IL</sub>				0.4	V
Input Leakage Current	ILEAK	Leakage at DIN and HPEN	-1		+1	μA
WDEN Pull-Down Resistance	RWDEN	Internal pull-down resistance from WDEN to GND	100	176	300	kΩ
Open-Drain Logic-Low	V <sub>OL</sub>	DOUT, I <sub>SINK</sub> = 2mA			0.3	V
Open-Drain Leakage	IODL	$V_{OD} = V_{CC}$ , output not asserted			1	μA
AC CHARACTERISTICS	/ TRANSMITTE	R (Note 2)				
Output Rise Time Leading Edge	t <sub>RLD</sub>	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 1</u>	0.9	1.5	2.5	μs

### Home Bus System (HBS) Compatible Transceiver


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Fall Time Leading Edge	<sup>t</sup> FLD	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, Figure 1	0.9	1.5	2.5	μs
Output Rise Time Trailing Edge	t <sub>RTR</sub>	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 1</u>	0.9	1.5	2.5	μs
Output Fall Time Trailing Edge	t <sub>FTR</sub>	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 1</u>	0.9	1.5	2.5	μs
Transmit Propagation Delay	t <sub>TPROP</sub>	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 1</u>			1.4	μs
Transmission Output Symmetry	t <sub>SYM</sub>	R <sub>SRA</sub> = 120kΩ, R <sub>LOAD</sub> = 200Ω, <u>Figure 1</u>	-0.5	0	+0.5	μs
Termination Switching Delay	<sup>t</sup> TERM	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 2</u>			0.5	μs
Termination On-Time	t <sub>TRMON</sub>	$R_{SRA}$ = 120kΩ, $R_{LOAD}$ = 200Ω, <u>Figure 2</u>	19	34	63	μs
AC CHARACTERISTICS	/ RECEIVER (N	ote 2)				
Receiver Propagation Delay	<sup>t</sup> RPROP	HPEN = V <sub>CC</sub> , <u>Figure 3</u>			1	μs
Receiver High Pass Filter Time Constant	t <sub>HP</sub>	HPEN = GND		1200		μs
Watchdog Timeout	twdto	Figure 4	8	21	44	ms
PROTECTION						
ESD Protection AIO, BIO, TERM to GND (Note 3)		IEC 61000-4-2 air-gap discharge		±15		kV
ESD Protection AIO, BIO, TERM to GND (Note 3)		IEC 61000-4-2 contact discharge		±8		kV
ESD Protection (All Pins)		Human Body Model		±4		kV

 $(R_{SRA} = 120k\Omega, V_{CC} = 4.5V \text{ to } 5.5V, V_{TVL} = 1V, V_{TVT} = 0.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C.$  Typical values are at  $V_{CC} = 5V, T_A = +25^{\circ}C,$  unless otherwise noted.) (Note 1))

Note 1: Limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design.

Note 2: Not production tested. Guaranteed by design.

Note 3: Guaranteed by design. Both air-gap and contact ESD are tested with no power connected to V<sub>CC</sub>.



### **Timing Diagrams and Test Circuits**

Figure 1. Transmit Channel Timing Diagram




Figure 2. Transmission Switch Delay and Termination On-Time




Figure 3. Receiver Propagation Delay







Figure 4. Watchdog Timeout


### **Typical Operating Characteristics**


(T<sub>A</sub> = +25°C, unless otherwise noted.)




























# **Pin Configuration**



# **Pin Descriptions**

PIN	NAME	FUNCTION
17, 18	V <sub>CC</sub>	Power Supply. Bypass $V_{\mbox{CC}}$ to GND with a $1\mu F$ (min) ceramic capacitor as close to the pin as possible.
EP	EP	Exposed Pad. Connect EP to GND.
9, 16	GND	Ground Reference
7	BIO	HBS Data Input and Output. Connect BIO to HBS through an external capacitor. See the <u>Operation of</u> <u>MAX22288 Transceiver</u> section for more information.
11	AIO	HBS Data Input and Output. Connect AIO to HBS through an external capacitor. See the <u>Operation of</u> <u>MAX22288 Transceiver</u> section for more information.
12	TERM	Switched Bus Termination. Connect a resistor between TERM and BIO to adjust Home Bus cable termination for better signal quality. See the <i>Dynamic Cable Termination</i> section for more information.
21	TVL	Leading Edge Data Threshold. See the <u>Receiver Threshold Adjustment</u> section for more information.
22	TVT	Trailing Edge Data Threshold. See the <u>Receiver Threshold Adjustment</u> section for more information.
1	DOUT	Open-Drain Data Output. Connect a pullup resistor to the logic voltage supply.
2	DIN	Data Input
3	RST	Bus Reset Control Input. See the <u>RST (Reset) Functionality</u> section for more information.
20	HPEN	High Pass Filter Enable Input. Connect $\overline{HPEN}$ to GND to enable the internal high pass filter on receiver input. Connect $\overline{HPEN}$ to V <sub>CC</sub> to disable the internal high pass filter. Do not leave $\overline{HPEN}$ unconnected. See the <i>High Pass Filter</i> section for more information.
23	SRA	Slew Rate Adjustment Input. Connect SRA to GND through a resistor to adjust the slew rate of the AIO and BIO transmit edges. See the <i>Transmit Slew Rate Adjustment</i> section for more information.
19	WDEN	Watchdog Timer Enable Input. Connect $\overline{\text{WDEN}}$ to GND to enable the internal watchdog timer on AIO and BIO. Connect $\overline{\text{WDEN}}$ to V <sub>CC</sub> to disable the watchdog timer. WDEN has a weak internal pulldown to ground. See the <i>Watchdog Timer Functionality</i> section for more information.
4, 5, 6, 8, 10, 13, 14, 15, 24	N.C.	Not Connected.

# **Functional Diagram**



#### **Detailed Description**

The MAX22288 can be used in the Home Bus System (HBS), where power and data are carried on a single pair of wires.

The MAX22288 operates with data rates up to 200kbps for bus-powered applications. The MAX22288 is used in HBS applications where external power supplies are sourced. In HBS applications where power is consumed, the MAX22088, a HBS compatible transceiver with active inductor, can be used. Refer to the <u>MAX22088</u> data sheet for more information.

The MAX22288 features dynamic cable termination, configurable receiver thresholds, and transmit driver slew rate adjustment for better signal quality and flexible design.

#### **Power Supply**

The MAX22288 is powered by the external 5V (typ) supplied at  $V_{CC}$ . An external inductor and coupling capacitors are required to superimpose the data on the HBS cable.

#### **Operation of MAX22288 Transceiver**

The MAX22288 uses three pins for the logic interface: RST, DIN, and DOUT. AIO, BIO, and TERM are connected to the HBS network. RST is the bus reset control input. Drive RST low to enable the transmitter on AIO and BIO. Drive RST high to disable the transmitter. The MAX22288 HBS receiver is always enabled.

DIN is the logic input of the MAX22288. DOUT is the logic output. When DIN goes from high to low, the polarities of AIO and BIO invert. When DIN goes from low to high, AIO and BIO are set to high-impedance (*Figure 5*).

DOUT asserts low when the leading edge of  $V_{AIO}$  -  $V_{BIO}$  crosses  $V_{TVL}$  or - $V_{TVL}$ . DOUT is high-impedance when the trailing edge of  $V_{AIO}$  -  $V_{BIO}$  crosses  $V_{TVT}$  or - $V_{TVT}$ . See the <u>Receiver Threshold Adjustment</u> section for more information.

To improve signal quality, the MAX22288 features an internal switch that connects TERM to AIO for 34µs (typ) after the driver transitions to high-impedance. See the *Dynamic Cable Termination* section for more information.

For a typical data rate of 57.6kbps, the recommended value for coupling capacitors is 2.2µF (min).




Figure 5. Operation of the MAX22288

#### **Dynamic Cable Termination**

The MAX22288 supports HBS signals at data rates up to 200kbps. When operating at high data rates, the mismatch between the HBS cable impedance and cable termination resistor can negatively affect the signal quality. The MAX22288 features dynamic cable termination to improve the signal quality with longer cables. When the driver transitions to high-impedance, an internal switch connects AIO to TERM. The external termination resistor at TERM is then connected between AIO and BIO in parallel with the static cable termination resistor. The internal switch opens after  $34\mu s$  (typ), when DIN is driven low, or when RST is driven high. The optimized value of the dynamic termination resistor depends on the application. For typical applications, the value of the dynamic termination resistor is between  $50\Omega$  and  $240\Omega$ .

#### Transmit Slew Rate Adjustment

Connect an external resistor  $R_{SRA}$  from SRA to GND to control the slew rate of the transmit signals at AIO and BIO. The transmit rise/fall time ( $t_{RLD}$ ,  $t_{FLD}$ ,  $t_{RTR}$ ,  $t_{FTR}$ ) is proportional to  $R_{SRA}$  and is calculated using the following equation:

$$t_{rise/fall}$$
 (ns) = 17pF × R<sub>SRA</sub> (k $\Omega$ )

For most applications, it is recommended to use R<sub>SRA</sub> = 62kΩ resulting in 1µs (typ) output rise/fall time. Ensure that

 $R_{SRA}$  is in the range from  $33k\Omega$  to  $470k\Omega$ .

#### **Receiver Threshold Adjustment**

The threshold levels for the receiving signals are set by the voltages at TVL and TVT. The voltage at TVL sets the threshold for the leading edge of the pulse on the Home Bus signal ( $V_{AIO} - V_{BIO}$ ). The voltage at TVT sets the threshold for the trailing edge of the pulse. Ensure that  $V_{TVL} > V_{TVT}$ .

DOUT asserts low when  $V_{AIO} - V_{BIO}$  crosses  $V_{TVL}$  or  $-V_{TVL}$ . DOUT is high-impedance when  $V_{AIO} - V_{BIO}$  crosses  $V_{TVT}$  or  $-V_{TVT}$  (*Figure 6*). Connect a pullup resistor from DOUT to a logic voltage supply of the microcontroller. Ensure the pullup resistor is in the range from  $1k\Omega$  to  $100k\Omega$ .




Figure 6. Receiver Threshold

#### **RST (Reset) Functionality**

The MAX22288 features a bus reset control input. Drive RST low to enable the transmitter. Drive RST high to disable the transmitter. RST also controls the internal switch used for dynamic cable termination. Ensure that RST remains low for at least 34µs (typ) after the internal switch is closed when the driver transitions to high-impedance. The internal switch opens when RST is driven high.

#### **High Pass Filter**

The MAX22288 features an internal high-pass filter on the receiver to filter out the low frequency voltage fluctuations at AIO and BIO. Connect  $\overline{\text{HPEN}}$  to GND to enable the internal high-pass filter on the receiver input. Connect  $\overline{\text{HPEN}}$  to V<sub>CC</sub> to disable the internal high pass filter. Ensure that  $\overline{\text{HPEN}}$  is always connected.

#### Watchdog Timer Functionality

The MAX22288 features an internal watchdog timer to avoid the bus being blocked by a long zero. This feature is enabled by setting WDEN to low. The internal watchdog timer monitors the logic input DIN and if any long zero condition persists for more than 21ms (typ) and blocks the bus, it sets the AIO and BIO outputs to high-impedance states. Any transition resets the watchdog timer. WDEN has a weak internal pulldown to ground.

### **Applications Information**

#### Surge Protection

External components are required to protect the MAX22288 Home Bus pins (AIO, BIO, and TERM) from high-voltage transient events. The *Typical Application Circuit* shows a recommended protection scheme.

#### AIO, BIO, and TERM Surge Protection

AIO, BIO, and TERM must be protected with external components from surge transients. Connect TVS diodes with a 5.8V (max) standoff voltage from AIO and BIO to GND. Connect a  $4.7\Omega$  serial resistor between each TVS diode and AIO/BIO to limit the current flows into AIO/BIO during the surge transients. Depending on the surge transient polarities, the residual current after the 4.7 $\Omega$  resistor flows from AIO/BIO through the internal ESD clamping diodes to V<sub>CC</sub> or GND. Connect a 1µF (min) ceramic capacitor as close to V<sub>CC</sub> as possible, and a 10µF (min) bulk capacitor on the V<sub>CC</sub> bus to absorb this current and limit the voltage overshoot on V<sub>CC</sub> during surge transients.


#### Layout Recommendations

To ensure proper protection, connect the ground return of the protection diodes directly to the ground plane. Use a star configuration to connect all grounds together as close to the GND (pin 9) as possible. Place the external protection TVS diodes and the diode bridge as close to the Home Bus connector as possible.

#### **Application Notes**

Refer to <u>AN7224</u>, Introduction to Home Bus, for Home Bus System (HBS) standard and communication protocols.

Refer to <u>AN7226</u>, How to Transmit UART Packets Using Home Bus System (HBS) Compatible Transceiver, for data packet processing examples in a microcontroller in the Home Bus System.



# **Typical Application Circuit for 57.6kbps Operation**

### **Ordering Information**

PART	TEMPERATURE RANGE
MAX22288ATG+	-40°C to +125°C
MAX22288ATG+T	-40°C to +125°C

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/21	Release for Market Intro	_
1	9/23	Updated the Dynamic Cable Termination section and updated the entire document according to ADI Format.	1–18



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.